Abstract. We propose that in nanotube field effect transistors (FETs) with small effective dielectric thickness the vertical potential drop across the nanotube diameter at finite gate bias can lower or eliminate the Schottky barrier at the electrode. This effect is demonstrated in single-walled carbon nanotube FETs fabricated on top of ultra-high-κ dielectric constant SrTiO 3 /Si substrates. These FETs show transconductances normalized by channel width of 8900 S/m, one of the highest values to date. This transconductance cannot be explained within the conventional FET or Schottky-barrier models.
INTRODUCTION
The possibility of using semiconducting single-walled carbon nanotubes (CNT) as a replacement for, or complement to, silicon within a field effect transistor (FET) architecture has led to an intense research effort into both the NTs themselves and the NTs interfaced with technologically relevant materials. The intrinsic nanometer scale and pristine quality of the carbon lattice in SWNTs initially inspired great hope for a semiconducting, ballistic, easily manufacturable nanoscale material for use in FETs [1] . However, the Schottky barrier (SB) at the CNT-metal interface limited the improved performance with traditional vertical scaling (thinner dielectrics and higher dielectric constants) [2] . Subsequent efforts focused on either avoiding the SBs through engineering solutions or by achieving Ohmic contact with high work function metals and large diameter, smaller band gap SWNTs [3] [4] [5] . Continuing this research effort, we report here the integration of high-κ SrTiO 3 on Si substrates (STO/Si) with NT-FETs. The high transconductance per channel width (8900 µS/µm), limited number of lithography steps, and use of small-diameter NTs indicates an alternate avenue for high-performance CNT-FET fabrication. We explain the scaling of the transconductance as the emergence of a new vertical length regime within the Schottky barrier model, which causes a gate-induced Ohmic contact.
DEVICE FABRICATION
Our starting substrates were epitaxial STO/Si (κ ≈ 175). Details on the growth and characterization of this STO/Si have been reported elsewhere [6] . CNTs were grown [7] . Part (c) illustrates a typical atomic force micrograph, used to determine NT diameter (1 nm in (c) and for measurements in this paper). Briefly, an alumina-supported Fe/Mo catalyst was patterned in islands on the substrate by electron-beam lithography. CVD synthesis was carried out in a 1 in. diameter tube furnace for 11 min at 900 ºC using a methane/hydrogen co-flow. To ensure the STO/Si remained intact after growth and to verify the STO thickness, we performed transmission electron microscopy (TEM) and electron diffraction, shown elsewhere [8] . Transport results are shown in Fig. 2 below, with discussion following. We have measured the electrical properties of CNT-FETs on STO using the Si substrate as a global back gate. Figure 2 shows the behavior of a typical device with the drain current, I d , changing as a function of gate voltage, V gs , for different bias voltages, V ds . The inset shows peak transconductances, g m = dI d /dV gs , determined by numerically differentiating the curves in the main graph, versus V gs . The peak transconductance at 800 mV is 8.9 µS. To compare to other CNT-FETs, we divided by the channel width, the NT diameter, to obtain 8,900 µS/µm, one of the highest values to date (see Table 1 ). We also note that this value is most likely not in the saturation regime, and thus g m may go even higher with increasing V ds . In comparing this device with others, we first attempted to model its behavior within the 1D diffusive FET model in which the transconductance in the saturation region is given by g m ≈ µc g V ds /L, where µ is mobility, c g is gate capacitance per length and L is channel length. Thus for a given material system (given µ) the transconductance can be increased through increasing c g or V ds , or decreasing L. In practice, however, the product µV d /L is expected to saturate in v s , the saturation carrier velocity, and the maximum transconductance is g m,max = c g v s . Thus increasing c g becomes the goal for obtaining higher transconductance. In comparing our g m (or g m /d) with other published values of g m , we see that it is 10-15 times larger than other values while the (quantum capacitance-limited) total gate capacitance, c g , is only 3-5 times larger. This is not surprising as other workers have shown that SBs at the NT-metal interface greatly influence CNT-FET performance [9] . In Ref. 9 , the vertical scaling of the SB effect on CNT-FET is investigated, and it is shown that g m ~ t
, where t is the oxide thickness, and this scaling occurs independent of dielectric constant. Again comparing our results with Refs. 1 and 2 in Table 1 , we see that the oxide thickness of our CNT-FETs is greater than or equal to the others while g m is 10-15 times larger, an inadequate explanation of the behavior of our CNT-FETs. A third possible explanation of the high transconductance is Ohmic contact at the NT-metal interface, as shown in Ref. 4 Another possibility is that vertical scaling has a more pronounced effect on the Schottky barriers. The model of Ref. 9 may be inadequate for ignoring charge in the nanotube channel [11] and for treating the NT as infinitely thin. We expect the electric field at the contacts will be substantially modified when the effective thickness of the dielectric t' = t/κ becomes significantly less than the CNT diameter d (where κ NT ~ 1 [12] ). In our devices, t'/d ≈ 0.1 is significantly less than the values of t'/d ≈ 0.4-1 and 1-2 in Refs. 1 and 2 respectively (see Fig. 3 ). For t'/d << 1, the potential drop across the CNT diameter becomes a large fraction of V gs . When the potential drop across the radius of the nanotube is equal to the SB height, population of the valence band with carriers should become energetically favorable, allowing Ohmic contact with the channel. Stated another way, at moderate V gs , the potential of the NT relative to the electrode can be greater than the SB height, eliminating the barrier. In our devices, this would occur at a V gs of a few hundred mV from threshold. This model also offers an alternate explanation for the observation of high transconductances (even in small diameter CNTs) in FETs with an electrolyte dielectric (t'/d ≈ 0.01) [5] .
